Abstract-High linearity CMOS radio receivers often exploit linear V-I conversion at RF, followed by passive down-mixing and an OpAmp-based Transimpedance Amplifier at baseband. Due to nonlinearity and finite gain in the OpAmp, virtual ground is imperfect, inducing distortion currents. This paper proposes a negative conductance concept to cancel such distortion currents. Through a simple intuitive analysis, the basic operation of the technique is explained. By mathematical analysis the optimum negative conductance value is derived and related to feedback theory. In-and out-of-band linearity, stability and Noise Figure are also analyzed. The technique is applied to linearize an RF receiver, and a prototype is implemented in 65 nm technology. Measurement results show an increase of in-band IIP from 9 dBm to 20 dBm, and IIP2 from 51 to 61 dBm, at the cost of increasing the noise figure from 6 to 7.5 dB and 10% power penalty. In 1 MHz bandwidth, a Spurious-Free Dynamic Range of 85 dB is achieved at 27 mA up to 2 GHz for 1.2 V supply voltage.
Fig. 1. Example
requirement for E-UTRA [1] .
note that less coverage area (home versus wide area), corresponds to higher in-band but a smaller step to out-of-band (i.e., around 16 dB for home area versus 40 dB for wide area). As a consequence of the lack of a reasonable transition band, on-chip analog filtering is ineffective to relax the requirement, and off-chip filters are expensive. Depending on the blocker scenario, compression point requirements may or may not be affected. In this paper, we propose a circuit technique that can increase simultaneously for in-and out-of-band, at roughly constant compression point. Receivers with high are also very important for opportunistic dynamic spectrum access via a cognitive radio, as is exemplified in Fig. 2 for a Digital TV band. Strong interferers (incumbent TV signals) may be present in directly adjacent channels, again making on-chip RF filtering ineffective. Again, high linearity is required also to prevent cross-modulation effects [2] from desensitizing the receiver. A part from the RF receivers, the spectrum sensing front-end also requires high in-band in order to minimize the errors in detecting the empty channels in the spectrum.
Strong RF interference can easily clip baseband amplifiers, while higher required bandwidths limit the amount of available loop-gain for negative feedback. When pushing linearity, avoiding voltage gain at RF (See Fig. 3 ) is instrumental [3] - [8] . Exploiting RF V-I conversion followed by passive down-mixing and then simultaneous I-V conversion and filtering at IF/baseband with OpAmps, an out-of-band of up to dBm has been shown [3] , [4] . Passive mixer-first architectures can even achieve up to dBm out-of-band Fig. 2 . Digital TV spectrum [2] in which a cognitive radio operates in an adjacent channel. Fig. 3 . High blocker tolerant linear receiver. [7] . However in-band is much worse, certainly at high gain. The best in-band results that we found for receivers were dBm for [3] at 34 dB gain and dBm for [6] at 19 dB gain. Analysis shows that finite OpAmp gain can be a bottleneck, as a non-zero virtual ground node voltage can result in distortion currents. In [9] , we recently proposed to exploit a negative conductance technique to cancel distortion currents. In this way, the design of the OpAmp is relaxed and its performance no longer needs to be a bottleneck. The use of a negative conductance has been proposed in [10] to realize TIA flicker noise shaping. Paper [10] also briefly mentions linearity improvement, but linearity benefits were not the focus there. In this paper we will analyze the benefits of a negative conductance, compare analysis to measurements and report some extra experimental results in addition to [9] . Section II presents an intuitive model to understand the basic distortion cancellation concept. Additionally, the optimum negative conductance value is derived by mathematical analysis and related to negative feedback theory. Section III analyses stability issues related to this negative conductance technique. A receiver design, in which the concept is exploited, is discussed in Section IV. The receiver noise figure analysis including the negative conductance contribution is discussed in Section V. The analysis is verified by measurements in Section VI, while results are also benchmarked to other high linearity receivers. Finally, Section VII presents conclusions.
II. LINEARIZATION CONCEPT
To understand the OpAmp linearity limitation and the distortion cancellation technique intuitively, it is instructive to follow a 4-step approach to analyze what happens at the virtual ground node "VGND", as illustrated in Figs. 4 to 8:
Step 1: Assume the RF V-I conversion and mixing are perfectly ideal (i.e., linear and infinite current source resistance for GM), we can use the equivalent baseband model in Fig. 4 (omitting the downconversion for simplicity). Assuming a 2-tone input signal , the injected current to the VGND node is linear, so without tones. Now, if the OpAmp handles large signals at a high but finite gain, its output stage will produce products at the OUT node, i.e., . However, as has no and the feedback resistor is linear, the voltage over does not contain (assuming negligible OPAMP input current). Consequently, the products of are in absolute sense equal to those of both in magnitude and phase. Let us denote this " copy" effect in Fig. 4 as "problem A". Note that the two main tones of are much smaller than that of , as the ratio for linear terms is equal to the loop gain. As a consequence the ratio between the linear terms and the products at VGND node is much worse than at the OUT node, causing a more serious problem discussed next.
Step 2: Assume we add a finite output resistance as shown in Fig. 5 . The nonlinear voltage over now generates a nonlinear current , and hence becomes nonlinear. This current is absorbed by the OpAmp output stage and increases at both and . We will denote this " loading" effect on the VGND node in Fig. 5 as "problem B".
Step 3: Once one realizes the main cause for distortion current is , it is easy to verify that adding a negative conductance with value between VGND and ground can be a solution (see Fig. 6 ). The negative conductance senses and generates a copy of the distorted current , which now flows in a "local circle" via the ground. Consequently, the current injected to the VGND node becomes linear again and we are back at the circuit of problem A, having solved problem B.
Step 4: Still, the OpAmp output voltage contains some , equal to that on the VGND node. By slight overcompensation this contribution can also be cancelled. To show this, it is useful to model the floating resistor with an equivalent network consisting of four single-ended linear transconductor blocks , all referred to ground as shown in Fig. 7(a) . The two shorted blocks, indicated with a dashed ellipse, can be replaced by a simple resistor to the ground (see Fig. 7(b) ). Thus Fig. 7 (c) results with and , (loading resistances at the VGND node and the OUT node, respectively), (the transconductance sensing and injecting current to the VGND node), and (the transconductance sensing and injecting current to the OUT node). We assigned different names to and blocks in order to distinguish between their effects on nonlinearity at the VGND node and the OUT node separately. Fig. 7(c) clearly shows the loading effect of (i.e., at the VGND node. Now, when the negative conductance cancels this loading effect (see Fig. 8 ), the injecting current of becomes equal to the linear current . As , the OpAmp output voltage becomes linear. This way problem A is solved as well. Overall, combining the solutions for problem A and B, the optimal total negative conductance is: . To mathematically prove this optimum cancellation condition, the OpAmp (see Fig. 9 ) is modeled as an OTA with nonlinear transconductance and also a nonlinear output resistance because we aim for high output swing: (1) In the model, we assume that the third order nonlinearities are more pronounced than the second order nonlinear terms, which is reasonable considering the OpAmp will be implemented in fully differential form. In the Appendix A, the nonlinear relation between and signal current is derived using the model in Fig. 9 . It can be expressed in terms of a linear and thirdorder nonlinear coefficient:
The linear coefficient is the I/V conversion gain:
Where is a function of the linear terms of the OpAmp model (i.e.,
) and the effects at the OUT node (i.e., and ). For very high reaches . Consequently, the I/V conversion gain of (3) becomes . The third-order distortion coefficient is:
where ( : see Appendix A) is related to the nonlinear terms of the OpAmp model and is a function of (i.e., and ) and the effect of on the OUT node (i.e., and ). Now, if the negative conductance technique cancels from (3) and (4) we see that reaches and becomes zero (distortion is cancelled) Note that since the voltage swing at the VGND node is small, the effect of negative conductance nonlinearity can be very small.
The linearity benefit can also be verified by applying feedback theory to Fig. 9 as shown in Fig. 10 , excluding GM. The feedback topology of the circuit is Voltage-Current Feedback [11] . The output voltage (i.e.,
) is sensed and converted to a proportional feedback current , where (in Siemens). This feedback current is subtracted from the input current resulting in an error current to be amplified by the block A. Here, , where A has the dimension of a transimpedance . It consists of all the blocks of Fig. 9 , excluding GM and . Actually for finite A, there will be a non-zero due to the loading effect of and on the VGND node. Now the negative conductance increases the input impedance of the A block to infinity by cancelling and , so that becomes zero and . Consequently, loopgain goes to infinity and achieves its ideal value , i.e., perfect linearity. We conclude that the negative conductance technique increases the loop gain by increasing the value of A. Also note that only a finite value for is needed to make the loopgain theoretically approach infinity, which is not possible by increasing in the gain block. Although the feedback theory puts the application of a negative conductance technique in the right context, however the problem with control theory is that it assumes blocks with unilateral operation, which are sometimes not easy to identify (e.g., see Fig. 10 : feedback resistor which is supposed to realize the block also becomes part of the A block). In compare to the feedback analysis, our analysis explains in a simple way how is affected by and . To verify the OpAmp model, we fitted the model derived above to simulations done for the OpAmp that will be introduced later in this paper. Fig. 11 shows a close agreement. Now, before we proceed with detailed circuits design, we will first deal with a potential caveat of negative conductance: the risk of instability.
III. STABILITY ANALYSIS
We will consider two stability aspects: 1) the risk of oscillation, based on a small signal model, and 2) the risk of latch-up. Let us first look at the small signal behavior, referring to Fig. 12 . As the low-pass filtering is desired, is added as feedback capacitor. Capacitor models the total input capacitance to ground of the OpAmp and other capacitance at the VGND node (see Fig. 3 ). For simplicity, the OTA is modeled as a frequency dependent transconductance with a dominant pole at and infinite output impedance:
Assuming no further loading at the OUT node, looking into the VGND node (see Fig. 12 ), the impedance consists of the reactance of in parallel to :
Therefore, a parallel RLC tank is seen looking into the VGND node. If the negative conductance would both cancel and , then oscillation would happen at a resonance frequency that depends on the value of and L (i.e., ). However, note that the typical virtual ground impedance will normally be much lower than and . Thus, as the negative conductance is designed to cancel and , the point of small signal instability can be designed to be safely far away.
Let us now look at the potential of latch-up of the OpAmp for a case that the negative conductance is too strong, i.e., it produces more current than needed after compensating the current in . As shown in Fig. 13 , the negative conductance injects current via (i.e., ) that needs to be handled by the OpAmp output stage in addition to the main current coming from GM (i.e., ):
Where the relation between and is derived in Appendix B. Referring to Fig. 13 and substituting , in (7) gives the following relation:
The OpAmp output stage current flows throw and make a voltage drop. The peak of this voltage drop is around , where is the over drive voltages of the OpAmp output stage transistors. Hence, if very strong negative conductance has been used (i.e., high in (8)), then the current of (8) becomes higher than the OpAmp output stage current capability and the latch-up occur. 
IV. RECEIVER DESIGN
We will now apply the negative conductance idea to a high linearity zero-IF radio receiver architecture of Fig. 3 . To demonstrate the linearity potential of this technique, we will replace the active V-I conversion by a more linear fully passive mixer with resistors in series [4] , as shown in Fig. 14 . Fig. 15 shows the complete front-end IC schemati including the negative conductance. Using the equivalent model in Fig. 5 , we can model the RF part of each branch in I and Q as a grounded resistor and a transconductor GM referred to ground as denoted in Fig. 15 . However, as resistor is in series with the mixer on-resistance and the virtual ground impedance of the OpAmp, the equivalent GM now equals . This is chosen to be 20 mS to realize RF input impedance matchingof 50 , assuming perfect non overlapping 25% duty-cycle clocks, so the RF-input continuously sees a conduction path to ground. The equivalent output impedance of the mixer at baseband now is , where the factor 2 is due to the quadrature mixer with 25% duty cycle, connecting each I and Q baseband part to RF two times per LO cycle. To understand this point, let us derive from the power that is delivered by a test voltage source (i.e., ) "looking back" in as shown in Fig. 16 . This source is connected to the first branch of the I-path. The current will flow through two times LO-cycle, hence we get: This power must be equal to the power dissipation in :
By equating (9) and (10), the following is derived:
In the derivation of , the power is only balanced with the fundamental, while the effect of the 3rd and higher harmonics are neglected due to the existence of (see Fig. 15 ). Now, the 50 input impedance matching is implemented as a combination of series resistances , the up-converted impedances of the passive mixer switches plus the VGND impedance . The passive mixer consists of simple NMOS switches.
pF effectively shorts the LO leakage and high IF frequency components to ground. The TIA consists of a class-A input stage and a class-AB output stage, to maximize output swing (see Fig. 17 , [12] and [3] ). Common mode feedback ensures biasing at VDD/2. The feedback impedance is k and pF, to obtain 26 dB voltage gain and a dB-bandwidth of 12 MHz. The differential topology allows for a simple differential implementation of the negative conductance (right part of Fig. 15 ) and high . To be able to measure what is the effect of different negative conductance values, is implemented as a parallel array of identical "unit-transconductors", digitally controllable via multiplier M, with transconductance steps of 0.2 mS. Thus renders mS to compensate the nominal value of . We will now consider the noise degradation resulting from the introduction of the negative conductance. Actually this noise can be cancelled by a noise cancellation path [4] , [13] , however this is expected to result in a linearity bottleneck in the auxiliary noise cancellation path. Hence we will analyze the noise figure degradation and aim for minimizing the noise penalty.
V. NOISE FIGURE ANALYSIS (NF)
Receiver topologies with a passive mixer and transimpedance amplifier (TIA), can suffer from amplification of OpAmp noise [14] . The output referred OpAmp noise contribution can be written as: (12) Where refers to the (equivalent) input noise voltages of the OpAmp, and are as used in Fig. 5 . For our design k and , then the amplification factor is equal to . Often a high RF V/I conversion (GM-value) is used to achieve an overall noise figure around or below 3 dB. Here we will use 20 mS, the value desired for input impedance matching. Fig. 18 shows a baseband model of Fig. 14 (3)) is useful. The straightforward NF analysis shows: (13) The first term between the square brackets in (13) shows that the negative conductance has a direct noise contribution to the output. Its noise contribution is scaled by . The "noise excess factor" can be minimized to around 2/3 (i.e., theoretically) by choosing a non-minimum channel length for the negative conductance transistors. Long-channel transistors are preferred for 1/f noise. We used 1 m channel length in this design. The second term is the mentioned amplification factor (12) of OpAmp noise including the negative conductance effect . It is interesting to observe that this term reaches zero when the negative conductance reaches . However, the direct noise contribution of the negative conductance is much higher than the canceled OpAmp noise contribution, hence the total noise figure of the circuit increases. We verified (13) by noise simulations using the OpAmp circuit of Fig. 17 . The NF is increased from 6 to 7.5 dB given that GM is equal to 20 mS. Note that it is also possible to apply the negative conductance in combination with an LNTA with higher GM and hence lower NF. In that case, the negative conductance can be lower, as . However, then of the LNTA becomes a bottleneck. Fig. 19 shows a photo of the implemented 65 nm IC. The active area is mm including the clock circuit. Thick metal was used for for high linearity and low spread. The front-end achieves 26 dB gain (BalUn losses are de-embedded) at 1 GHz LO, over 24 MHz bandwidth (BW), 12 MHz on either side of LO. To demonstrate distortion cancelling, Fig. 20(a) shows the measured in-band at 150 kHz tone spacing ( MHz and MHz) vs. M. clearly improves from around dBm to dBm! The optimum of dBm is located at , which fits to our theory mS so very well. Fig. 20 (b) shows the curves versus power for three cases:
VI. MEASUREMENT RESULTS AND BENCHMARKING
(off), (cancelling of , Fig. 6 ) and (overall optimum ). Up to dBm input power (note: this power is high for an in-band signal), improves. The rise of distortion for high input powers dBm is due to the clipping of the OpAmp output stage to its 1.2 V supply. The negative conductance was pushed to instability (i.e., latch-up of OpAmp output stage). This occurs at (see (8) mS), safely away from the optimum point by . This shows a close agreement with our explanation in Section III and with the simulations in Fig. 21 , which is done for the circuit of Fig. 13 . One tone input signal with power of dBm is used. Around this input power, the OpAmp output stage begins to clip. According to our simulation, the latch-up occurs for . The same mechanism, discussed in Section II, of this technique also improves by more than 10 dB as shown in Fig. 22 Table I compares/summarizes the and improvement for three M settings 0, 28 en 32. Note that the optimum linearity point will vary somewhat with Process, Voltage and Temperature (i.e., PVT). The analysis in this paper gives the relation between the required negative conductance and the resistance values and , which can be a basis for designing an automatic PVT correction circuit. Fig. 23 provides curves versus the frequency offset , with fixed 3.95 MHz in-band position. The negative conductance clearly increases the both in-and out-of-band (all-Band) with a worst case dBm. The reason behind less linearity improvement in the transition band can be understood considering the equivalent circuit earlier derived for stability analysis in Fig. 12 . The negative conductance cancels only the loading of and . However, and introduce frequency dependences. Consequently, the "loading effect" on the VGND node (see Fig. 5 ) becomes frequency dependent and will introduce a phase shift compared with the (frequency independent) current generated by the negative conductance. This results in imperfect cancellation, i.e., less linearity improvement at high frequencies. This may be improved in the future by designing the negative conductance to be frequency dependent as well. Up to 10 MHz, in-band is dBm, i.e., dB improvement thanks to the negative conductance. Then the declines from 12 MHz to 135 MHz, on the one hand because the OTA gain and hence its linearity degrades, but on the other hand also because the benefit from cancellation drops (the top line in Fig. 23 drops faster, versus , than the bottom line). Note that the out-of-band at MHz is again high, dBm. This is because at high (i.e., spacing between the carriers) the carriers are filtered due to the low pass filtering by and , hence less products. In this region the negative conductance doesn't result in any benefit anymore.
The compression point (CP) is around dBm (hardly affected by M as shown in Fig. 24 ). Due to the virtual ground, is hardly affected by the negative conductance and Fig. 25(a) shows that dB. Noise is more worrisome, but depending on the application some degradation may be acceptable, provided that the overall SFDR still improves (i.e., in dBm should improve more than NF in dB degrades). Fig. 25(b) shows that NF increases from 6.2 dB at to 7.5 dB at . This result is close to the NF prediction in the previous section. The 1/f corner was around 2 MHz. The current consumption without the negative conductance at 1 GHz LO is 18 mA (including 8 mA of clock circuitry (i.e., on-chip drivers and divider)), and 1.6 mA more for . The clock divider frequency range (i.e., also the receiving RF frequency) is 0.2-2.6 GHz, where it consumes 2.8-19 mA. The maximum gate-source voltage of the mixer switches is equal to the 1.2 V supply. The LO leakage to the RF port is less than 75 dBm. The optimum has been measured for 5 samples. The optimum in-band varies dB around dBm and the corresponding M varies around . Table II benchmarks this work to other state-of-the-art receivers with high linearity and/or SFDR. Our front-end is more linear than [3] and [5] , where active RF blocks are present. Even compared to the mixer-first designs [6] , [7] , we achieve better in-band while our SFDR in 1 MHz of 85 dB is the highest.
VII. CONCLUSION
Due to the strong relationship between linearity and voltage swing, it is challenging to improve linearity in advanced CMOS technologies with low supply voltages. Architectures with RF V-I conversion followed by a passive mixers and an OTA-RC Transimpedance Amplifier perform relatively well. In such architectures, the OpAmp can become the bottleneck, especially for wide channel bandwidth, where the amount of loop gain available for negative feedback is limited. Still high linearity is wanted, not only out-of-band but also in-band, as RF-filtering often is ineffective for close-in interferers. This paper shows how virtual ground imperfections due to OTA nonlinearity lead to distortion currents, which can be cancelled exploiting a negative conductance in parallel to the virtual ground node. Although the technique results in slightly degraded noise figure from 6 to 7.5 dB the in-band (and ) is improved by much more ( dB), resulting in-band dB in 1 MHz bandwidth.
APPENDIX A
In this section, a 3rd order Taylor approximation of versus (i.e., ) of the transimpedance amplifier in Fig. 9 will be derived. The following procedure will be applied:
1. is derived as a function of and . 2. The resulting relationship is rewritten as a function of and , by using the definition of the 3rd order . 3. The inverse function, as a function of and , is written as a 3rd order Taylor function by using the procedure explained in [15] . 4 .
is rewritten as a function of and . 5. Substituting of step 3 in of step 4 makes to be a function of and . 6. Finally, by repeating the procedure explained in [15] , the function of step 5 is inversed to obtain as a function of and .
Step 1 : We begin the derivation by expressing the feedback current at the VGND node and the OUT node (see Fig. 9 ) as follows: (14) (15)
Referring to the OpAmp nonlinear model, we equate the in (1) to in (15) as follows:
Step 2 : is defined as:
, which is a 3rd order Taylor approximation around , where and are the Taylor coefficients:
To derive , we differentiate (16) with respect to as follows:
The same procedure is used to derive and :
Step 3 : We write the inverse of (17) in the Taylor series form:
. Deriving and can be done by the procedure below.
First, let us substitute (17) into its abovementioned inversed form as follows:
By equating the right to the left side of the equation above [15] , the coefficients and are derived:
Step 4 : Referring to in Fig. 9 , we substitute the (14) at the VGND node in the following equation:
Step 5 : By substituting (18) into (19), the following equation is obtained:
(20)
Step 6
: Finally, by inversing (20), we reach (21), shown at the bottom of the page, where is related to the nonlinear terms of the OpAmp model.
APPENDIX B
In this section, the relation between and is derived to be used in the latch-up analysis section. In order to simplify this analysis, we assume a linear OpAmp (i.e., ). Consequently, (16) and (21) can be simplified as follows: After that the negative conductance cancels the loading effect of on the VGND node, it injects current via that needs to be handled by the OpAmp output stage (see Figs. 13 and 17) . Now if the negative conductance becomes too strong then the potential latch-up becomes a real risk. For the case of latch-up, (24) can be further elaborated to obtain the following equation: He is currently a system engineer and IC designer at Bruco Integrated Circuits in Borne, The Netherlands.
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